[FE training-materials-updates] Fix a few LXR links

[Michael Opdenacker]

Repository : git://git.free-electrons.com/training-materials.git

On branch  : master
Link       : http://git.free-electrons.com/training-materials/commit/?id=684c68e993fe1176236eadd4c8485451ae583c04

>---------------------------------------------------------------

commit 684c68e993fe1176236eadd4c8485451ae583c04
Author: Michael Opdenacker <michael.opdenacker at free-electrons.com>
Date:   Sun Dec 1 04:01:52 2013 +0100

    Fix a few LXR links
    
    - Reported by Alain Mosnier (thanks!)
    
    Signed-off-by: Michael Opdenacker <michael.opdenacker at free-electrons.com>


>---------------------------------------------------------------

684c68e993fe1176236eadd4c8485451ae583c04
 .../sysdev-linux-intro-features.tex                |    4 ++--
 1 file changed, 2 insertions(+), 2 deletions(-)

diff --git a/slides/sysdev-linux-intro-features/sysdev-linux-intro-features.tex b/slides/sysdev-linux-intro-features/sysdev-linux-intro-features.tex
index c2b7208..986f999 100644
--- a/slides/sysdev-linux-intro-features/sysdev-linux-intro-features.tex
+++ b/slides/sysdev-linux-intro-features/sysdev-linux-intro-features.tex
@@ -93,10 +93,10 @@
 \begin{frame}
   \frametitle{Supported hardware architectures}
   \begin{itemize}
-  \item See the \code{arch/} directory in the kernel sources
+  \item See the \kpath{arch/} directory in the kernel sources
   \item Minimum: 32 bit processors, with or without MMU, and
     \code{gcc} support
-  \item 32 bit architectures (\ksubarch{arch/} subdirectories)\\
+  \item 32 bit architectures (\kpath{arch/} subdirectories)\\
     Examples: \ksubarch{arm}, \ksubarch{avr32}, \ksubarch{blackfin},
     \ksubarch{m68k}, \ksubarch{microblaze}, \ksubarch{mips},
     \ksubarch{score}, \ksubarch{sparc}, \ksubarch{um}