[bootlin/training-materials updates] master: Kernel DMA: use "clean" instead of "commit" when talking about cache lines (7b63a20f)

Michael Opdenacker michael.opdenacker at bootlin.com
Thu Dec 12 11:55:21 CET 2019


Repository : https://github.com/bootlin/training-materials
On branch  : master
Link       : https://github.com/bootlin/training-materials/commit/7b63a20fea2f7b0db1d06d088765f55dd7f21b46

>---------------------------------------------------------------

commit 7b63a20fea2f7b0db1d06d088765f55dd7f21b46
Author: Michael Opdenacker <michael.opdenacker at bootlin.com>
Date:   Thu Dec 12 11:55:21 2019 +0100

    Kernel DMA: use "clean" instead of "commit" when talking about cache lines
    
    Signed-off-by: Michael Opdenacker <michael.opdenacker at bootlin.com>
    Reported-by: Thomas Petazzoni <thomas.petazzoni at bootlin.com>


>---------------------------------------------------------------

7b63a20fea2f7b0db1d06d088765f55dd7f21b46
 .../kernel-driver-development-dma.tex                             | 8 ++++----
 1 file changed, 4 insertions(+), 4 deletions(-)

diff --git a/slides/kernel-driver-development-dma/kernel-driver-development-dma.tex b/slides/kernel-driver-development-dma/kernel-driver-development-dma.tex
index c25291a8..f40bccf5 100644
--- a/slides/kernel-driver-development-dma/kernel-driver-development-dma.tex
+++ b/slides/kernel-driver-development-dma/kernel-driver-development-dma.tex
@@ -53,7 +53,7 @@
       the cache than the bus)
     \item But the DMA does not access the CPU cache, so one needs to
       take care of cache coherency (cache content vs. memory content)
-    \item Either commit or invalidate the cache lines corresponding to
+    \item Either clean (write to memory) or invalidate the cache lines corresponding to
       the buffer accessed by DMA and processor at the right times
     \end{itemize}
   \end{itemize}
@@ -78,13 +78,13 @@
   \begin{itemize}
   \item Before DMA to device
     \begin{itemize}
-    \item Need to make sure that all writes to the DMA buffer are
-      committed.
+    \item Need to make sure that all writes to the DMA buffer are done
+          (corresponding cache lines cleaned)
     \end{itemize}
   \item After DMA from device
     \begin{itemize}
     \item Before drivers read from a DMA buffer, need to make sure
-      that the corresponding memory cache lines are invalidated.
+      that the corresponding cache lines are invalidated.
     \end{itemize}
   \item Bidirectional DMA
     \begin{itemize}




More information about the training-materials-updates mailing list